-
sech1
-
sech1Power9 arch, has enough cache to run RandoMX in SMT8 mode (8 threads per core)
-
Inge-sounds like fun
-
SR71minerthe old z14 now there is the z15
-
SR71miner
-
SR71minerpage 475 ;)
-
gingeropolouswhat, the 960 MB L4 cache?
-
sech1you want more?
-
sech1L4 cache (off-chip, on the SC chip) 960 MiB, 40-way set associative
-
sech1it's most likely eDRAM and it's off-chip, so not much faster than low-latency DDR4
-
sech1yep, eDRAM: en.wikichip.org/wiki/ibm/microarchitectures/z15
-
gingeropolousone of the many benefits of randomx is we no longer have to try and convince people of the versioning scheme for cryptonight variants